| Title |
A Study on Elimination Solution of Parasitic Effect to Improve Area Efficiency and Frequency Stability of Relaxation Oscillator |
| Authors |
이승우(Gil-Dong Hong) ; 이민웅(Ji-Me Il) ; 김하철(Soon-Sinl Lee) ; 조성익(Young-Sil Jang) |
| DOI |
http://doi.org/10.5370/KIEE.2018.67.4.538 |
| Keywords |
System on chip ; Relaxation oscillator ; Low area ; Parasitic components ; Clock source |
| Abstract |
In order to generate a clock source with low cost and high performance in system on chip(SoC), a relaxation oscillator with stable output characteristics according to PVT(process, voltage and temperature) fluctuation require a low area and a low power. In this paper, we propose a solution to reduce the current loss caused by parasitic components in the conventional relaxation oscillator. Since the slew rate of the bias current and the capacitor are adjusted to be the same through the proposed solution, a relaxation oscillator with low area characteristics is designed for the same clock source frequency implementation. The proposed circuit is designed using the TSMC CMOS 0.18um process. The Simulation results show that the relaxation oscillator using the proposed solution can prevent the current loss of about 279㎂ and reduce the total chip area by 20.8% compared with the conventional oscillator in the clock source frequency of 96㎒. |