• 대한전기학회
Mobile QR Code QR CODE : The Transactions of the Korean Institute of Electrical Engineers
  • COPE
  • kcse
  • 한국과학기술단체총연합회
  • 한국학술지인용색인
  • Scopus
  • crossref
  • orcid
The Transactions of the Korean Institute of Electrical Engineers

The Transactions of the Korean Institute of Electrical Engineers

ISO Journal TitleTrans. Korean. Inst. Elect. Eng.
SCImago Journal & Country Rank

Journal Search

  1. Home
  2. Archive
  3. 2022-11 (Vol.71 No.11)
  4. 10.5370/KIEE.2022.71.11.1646
XML PDF INFO REF

References

1 
T. Zhao, J. Wang, A. Q. Huang, September 2007, Comparisons of SiC MOSFET and Si IGBT Based Motor Drive Systems, IEEE Industry Applications Annual Meeting, pp. 331-335DOI
2 
T. Nakamura, M. Aketa, Y. Nakano, M. Sasagawa, T. Otsuka, September 2012, Novel Developments Towards Increased SiC Power Device and Module Efficiency, IEEE Energytech, Vol. 32, No. 11, pp. 1-6DOI
3 
T. Nakamura, Y. Nakano, M. Aketa, R. Nakamura, S. Mitani, H. Sakairi, Y. Yokotsuji, January 2011, High Performance SiC Trench Devices with Ultra-low Ron, IEEE International Electron Devices Meeting, Vol. 11, No. 2, pp. 26.5.1-26.5.3DOI
4 
C. Chowdhury, Z. Stum, Z. Li, K. Ueno, February 2014, Comparison of 600 V Si, SiC and GaN power devices, Materials Science Forum, Vol. 778-780, pp. 971-974Google Search
5 
D. Heer, D. Domes, D. Peters, May 2020, Switching performance of a 1200 V SiC-Trench-MOSFET in a low-power module, IEEE Transactions on Power Electronics, Vol. 35, No. 8, pp. 8512-8523Google Search
6 
Z. Li, J. Wang, B. Ji, Z. J. Shen, December 2020, Power Loss Model and Device Sizing Optimization of Si/SiC Hybrid Switches, IEEE Transactions on Power Electronics, Vol. 35, No. 8, pp. 8512-8523DOI
7 
L. Wu, J. Qin, M. Saeedifard, O. Wasynczuk, K. Shenai, December 2015, Efficiency Evaluation of the Modular Multilevel Converter Based on Si and SiC Switching Devices for Medium/High-Voltage Applications, IEEE Transactions on Power Electronics, Vol. 62, No. 2, pp. 286-293DOI
8 
S. Kyoung, Y. Hong, M. Lee, T. Nam, February 2018, Designing 4H-SiC P-shielding trench gate MOSFET to optimize on-off electrical characteristics, Solid State Electronics, Vol. 140, pp. 23-28DOI
9 
L. Chen, O. J. Guy, M. R. Jennings, P. Igic, S. P. Wilks, P. A. Mawb, July 2005, Study of 4H-SiC trench MOSFET structures, Solid State Electronics, Vol. 49, No. 7, pp. 1081-1085DOI
10 
X. Luo, T. Liao, J. Wei, J. Fang, F. Yang, B. Zhang, May 2019, A novel 4H-SiC trench MOSFET with double shielding structures and ultralow gate-drain charge, Journal of Semiconductors, Vol. 40, No. 5, pp. 052803DOI
11 
J. Wei, S. Liu, L. Yang, L. Tang, R. Lou, T. Li, J. Fang, S. Li, C. Zhang, W. Sun, January 2019, Investigation on the Degradations of Double-Trench SiC Power MOSFETs Under Repetitive Avalanche Stress, IEEE Transactions on Power Electronics, Vol. 66, No. 1, pp. 546-552DOI
12 
X. Li, X. Tong, R. Hu, Y. Wen, H. Zhu, X. Deng, Y. Sun, W. Chen, S. Bai, B. Zhang, January 2021, Failure Mechanism of Avalanche Condition for 1200-V Double Trench SiC MOSFET, IEEE Journal of Emerging and Selected Topics in Power Electronics, Vol. 9, No. 2, pp. 2147-2154DOI
13 
H. Jiang, J. Wei, X. Dai, M. Ke, I. Deviny, P. Mawby, October 2016, SiC Trench MOSFET With Shielded Fin-Shaped Gate to Reduce Oxide Field and Switching Loss, IEEE Electron Device Letters, Vol. 37, No. 10, pp. 1324-1327DOI
14 
H. Fu, J. Wei, Z. Wei, S. Liu, L. Ni, Z. Yang, W. Sun, September 2021, Quasisaturation Effect and Optimization for 4H-SiC Trench MOSFET With P+ Shielding Region, IEEE Transactions On Electron Devices, Vol. 68, No. 9, pp. 4550-4556DOI
15 
D. Bharti, A. Islam, February 2018, Optimization of SiC UMOSFET Structure for Improvement of Breakdown Voltage and ON-Resistance, IEEE Transactions On Electron Devices, Vol. 65, No. 2, pp. 615-621DOI
16 
D. Peters, T. Basler, B. Zippelius, T. Aichinger, W. Bergner, R. Estecve, D. Kueck, R. Siemieniec, May 2017, The new CoolSiC Trench MOSFET Technology for Low Gate Oxide Stress and High Performance, Power Conversion Intelligent Motion Europe, pp. 168-174Google Search
17 
H. Jiang, J. Wei, X. Dai, M. Ke, I. Deviny, P. Mawby, October 2016, SiC Trench MOSFET With Shielded Fin-Shaped Gate to Reduce Oxide Field and Switching Loss, IEEE Electron Device Letters, Vol. 37, No. 10, pp. 1324-1327DOI
18 
Y. Wang, K. Tian, Y. Hao, C. Yu, Y. Liu, September 2015, An Optimized Structure of 4H-SiC U-Shaped Trench Gate MOSFET, IEEE Transactions On Electron Devices, Vol. 62, No. 9, pp. 2774-2778DOI
19 
O. Seok, M. Ha, I. H. Kang, H. W. Kim, D. Y. Kim, W. Bahng, May 2018, Effects of trench profile and self-aligned ion implantation on electrical characteristics of 1.2 kV 4H-SiC trench MOSFETs using bottom protection p-well, Japanese Journal of Applied Physics, Vol. 57, No. 6s1, pp. 06hc07-1-06HC07-4DOI
20 
J. H. Jeong, O. Seok, H. J. Lee, December 2021, Analysis of Electrical Characteristics in 4H-SiC Trench-Gate MOSFETs with Grounded Bottom Protection p-well Using Analytical Modeling, Applied Sciences, Vol. 11, No. 24, pp. 2075DOI
21 
O. Seok, I. H. Kang, J. H. Moon, M. W. Ha, W. Bahng, February 2020, Double p-base structure for 1.2-kV SiC trench MOSFETs with the suppression of electric-field crowding at gate oxide, Microelectronic Engineering, Vol. 225, pp. 111280DOI
22 
S. Harada, M. Kato, T. Kojima, K. Ariyoshi, Y. Tanaka, H. Okumura, June 2012, Determination of optimum structure of 4H-SiC Trench MOSFET, International Symposium on Power Semiconductor Devices and ICs, pp. 253-256DOI