• 대한전기학회
Mobile QR Code QR CODE : The Transactions of the Korean Institute of Electrical Engineers
  • COPE
  • kcse
  • 한국과학기술단체총연합회
  • 한국학술지인용색인
  • Scopus
  • crossref
  • orcid

References

1 
Erdiwansyah, Mahidin, H. Husin, Nasaruddin, M. Zaki, and Muhibbuddin, “A critical review of the integration of renewable energy sources with various technologies,” in Protection and Control of Modern Power Systems, vol. 6, no. 1, pp. 1-18, January 2021. DOI:10.1186/s41601-021-00181-3.DOI
2 
F. Blaabjerg, R. Teodorescu, M. Liserre, and A. V. Timbus, “Overview of Control and Grid Synchronization for Distributed Power Generation Systems,” in IEEE Transactions on Industrial Electronics, vol. 53, no. 5, pp. 1398-1409, Oct. 2006. DOI:10.1109/TIE.2006.881997DOI
3 
A. Kulkarni, and V. John, “Design of a fast response time single-phase PLL with DC offset rejection capability,” 2016 IEEE Applied Power Electronics Conference and Exposition (APEC), Long Beach, CA, USA, pp. 2200-2206, 2016. DOI:10.1109/APEC.2016.7468172.DOI
4 
M. Ciobotaru, R. Teodorescu, and F. Blaabjerg, “A new single-phase PLL structure based on second order generalized integrator,” 2006 37th IEEE Power Electronics Specialists Conference, Jeju, Korea (South), pp. 1-6, 2006. DOI:10.1109/pesc.2006.1711988DOI
5 
Y. Han, M. Luo, X. Zhao, J. M. Guerrero, and L. Xu, “Comparative Performance Evaluation of Orthogonal-Signal-Generators-Based Single-Phase PLL Algorithms—A Survey,” in IEEE Transactions on Power Electronics, vol. 31, no. 5, pp. 3932-3944, May 2016. DOI:10.1109/TPEL.2015.2466631DOI
6 
M. Xie, H. Wen, C. Zhu, and Y. Yang, “DC Offset Rejection Improvement in Single-Phase SOGI-PLL Algorithms: Methods Review and Experimental Evaluation,” in IEEE Access, vol. 5, pp. 12810-12819, 2017. DOI:10.1109/ACCESS.2017.2719721S.DOI
7 
Z. Xin, X. Wang, Z. Qin, M. Lu, P. C. Loh, and F. Blaabjerg, “An Improved Second-Order Generalized Integrator Based Quadrature Signal Generator,” in IEEE Transactions on Power Electronics, vol. 31, no. 12, pp. 8068-8073, Dec. 2016. DOI:10.1109/TPEL.2016.2576644.DOI
8 
S. Lubura, M. Šoja, S. Lale & M. Ikić, “Single‐phase phase locked loop with dc offset and noise rejection for photovoltaic inverters,” IET Power Electronics, vol. 7, no. 9, pp. 2288-2299, 2014. DOI:10.1049/iet-pel.2013.0413DOI
9 
C. Zhang, X. Zhao, X. Wang, X. Chai, Z. Zhang, and X. Guo, “A Grid Synchronization PLL Method Based on Mixed Second- and Third-Order Generalized Integrator for DC Offset Elimination and Frequency Adaptability,” in IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 6, no. 3, pp. 1517-1526, Sept. 2018. DOI:10.1109/JESTPE.2018.2810499.DOI
10 
S. Prakash, J. K. Singh, R. K. Behera, and A. Mondal, “Comprehensive Analysis of SOGI-PLL Based Algorithms for Single-Phase System,” 2019 National Power Electronics Conference (NPEC), Tiruchirappalli, India, pp. 1-6, 2019. DOI:10.1109/NPEC47332.2019.9034724.DOI
11 
J. D. Lee, and H. J. Cha, “The Design of Robust DSC-PLL under Distorted Grid Voltage Contained Unbalance on Frequency Variation,” The Transactions of the Korean Institute of Electrical Engineers, vol. 67, no. 11, pp. 1447~1454, 2018. DOI:10.5370/KIEE2018.67.11.1447DOI
12 
M. Ciobotaru, R. Teodorescu, and F. Blaabjerg, “A new single-phase PLL structure based on second order generalized integrator,” 2006 37th IEEE Power Electronics Specialists Conference, Jeju, Korea (South), pp. 1-6, 2006. DOI:10.1109/pesc.2006.1711988.DOI
13 
Ogata, K., “Modern Control Engineering,” 3rd ed. Upper Saddle River, NJ: Prentice Hall, pp 152-153, 1997.URL
14 
J. Geis-Schroer, K. Seiraffi, M. Suriyah and T. Leibfried, “The Impact of Large Grid Frequency Deviations on the Performance of Traditional Machine Tools,” 2023 IEEE Belgrade PowerTech, Belgrade, Serbia, pp. 1-6, 2023. DOI:10.1109/PowerTech55446.2023.10202885.DOI